Video
Tech Talk: Dealing With The Unknowns
Why power has emerged as the biggest factor in identifying real bugs.
News
Blog Review: Jan. 15
Sensors; the future; DDR4; prosumer tablets; cars; innovation; eye strain; mixed signals; nose warmers
Mixed Signals Seen For Fab Tool Industry
The fab tool market is ready to rebound, but the industry is also at a critical juncture.
White Papers
The Integrated IP Subsystem: A Converging SoC Solution
Mentor Graphics calls for re-evaluating IP strategies and methodologies for SoCs as the amount of IP and the importance of that IP continue to increase.
Reducing Power Consumption in Mobile Applications with High-Speed Gear3 MIPI M-PHY IP
Synopsys takes a look at power-efficient, high-speed links for a variety of mobile chip-to-chip communication standards and protocols.
Power Delivery Network (PDN) Verification Coverage
ANSYS-Apache examines how to build a methodology for comprehensive power grid verification coverage, including identification of weaknesses early in the design cycle.
Verifying Security Aspects Of SoC Designs With Jasper App
Jasper Design Automation addresses technology and methodology to verify the robustness of secure data access and the absence of functional paths touching secure areas of a design.
How to Achieve Estimation, Reduction, And Verification Of Power In RTL Designs
Atrenta looks at some of the challenges in reducing power and how to overcome those challenges.
15559 Union Ave., Suite 197, Los Gatos, CA, 95032
No comments:
Post a Comment